Abstract-We have developed a model for the impact of the hydrogen-induced piezoelectric effect on the threshold voltage of InP HEMTs and GaAs PHEMTs. We have used two-dimensional (2-D) finite element simulations to calculate the mechanical stress caused by a Ti-containing metal gate that has expanded due to hydrogen absorption. This has allowed us to map the 2-D piezoelectric charge distribution in the semiconductor heterostructure. We then used a simple electrostatics model to calculate the impact of this piezoelectric polarization charge on the threshold voltage. The model explains experimental observations of hydrogen-induced threshold voltage shifts, both in InP HEMTS and in GaAs PHEMTs. It also suggests ways to mitigate the hydrogen sensitivity of these devices.
I. INTRODUCTION
H YDROGEN (H) degradation has been identified as a serious reliability concern in III-V FETs in general and InP HEMTs in particular [1] . In applications, demanding hermetically-sealed packaging, such as satellite or fiber-optic systems, exposure occurs when H out-gasses from the packaging material and becomes trapped inside the package cavity. With enough time, H diffuses into the transistor and alters its electrical characteristics eventually leading to parametric module failure.
Recent research has shown that among other effects, H exposure results in the formation of TiH in Ti/Pt/Au gates commonly used in III-V FETs [2] . This produces compressive stress in the gate, which generates a tensile stress in the heterostructure underneath. The resulting piezoelectric polarization charge causes a threshold voltage shift . The few reports of the sign and magnitude of in InP HEMTs and GaAs PHEMTs that have been published seem contradictory (all devices have Ti/Pt/Au gates). While reports on [011]-oriented GaAs PHEMTs indicate a positive [3] , [011]-oriented InP HEMTs have been found to display positive [4] , negative [3] , and even negligible shifts [5] . When all the data are graphed together, however, a compelling picture emerges (see Fig. 1 ). It appears that for GaAs PHEMTs, is always positive and increases as the gate length is reduced. However, no data exists for long devices. For long gate length InP HEMTs, is negative and increasing in magnitude with decreasing . At a certain , however, there is a sign reversal and H-induced becomes positive. For shorter devices, increases. In this work, we present a model for H-induced piezoelectric effect in InP HEMTs and GaAs PHEMTs that explains the peculiar behavior of shown in Fig. 1 . Our model sheds light on the key parameters of the problem and provides design guidelines for minimizing H sensitivity of these devices. This paper expands on the work presented in [6] .
II. MODEL
Our modeling approach involves: 1) performing two-dimensional (2-D) mechanical stress simulations of the device structure; 2) computing the resulting piezoelectric charge in the semiconductor heterostructure; 3) estimating its effect on . First, a 2-D finite-element simulation tool, ABAQUS, was used to calculate the mechanical stress in the device layer structure introduced by an expanding Ti/Pt/Au gate caused by the formation of TiH . We modeled the expansion of the Ti layer as a thermal expansion of the bottom layer of the gate stack (this approach neglects the second-order coupling between the electrical field in the semiconductor and its displacement). The mechanical properties of the materials used in the simulations can be found in Table I . We used a finer mesh near the surface of the heterostructure and directly under the gate to provide a detailed picture of the mechanical stress where it has the biggest impact on . We exploited the symmetry of the structure and we only simulated half of it. The center of the gate was fixed, so no displacement can take place in the horizontal direction for any point in the heterostructure underneath the center of the gate side far away from the gate. This is a fair assumption as the device is surrounded by material that is not expanding. There are 16 000 mesh nodes in the semiconductor heterostructure and 6400 mesh nodes in the gatestack and passivation layer. The end result of this simulation is the atomic displacements and perpendicular and parallel to the gate, respectively.
In our second step, we use and to compute the polarization vector field and the polarization charge distribution throughout the device [7] . The and components of the polarization vector for a III-V semiconductor with a [011] surface are, respectively, given by (1) (2) In these equations, is the Voight average shear modulus and the piezoelectric constant of the material [8] - [11] . The values of these constants are specific to each layer. For the ternary compounds studied in this work, and were obtained by interpolation from the binaries (see Table II ).
The piezoelectric charge can be calculated using
As discussed below, computing the piezoelectric charge is not essential to deriving . However, , since it is a scalar, provides for a compact way of visualizing and understanding the impact of stress on the electrostatics of the problem.
The final step is to compute the effect of the polarization charge on . For simplicity, we assume a one-dimensional (1-D) model in which is calculated at the center of the gate. This is a fair assumption particularly if is experimentally extracted in the linear regime, as is commonly done [2] , [4] . Symmetry arguments show that at the center of the gate, the component of the polarization vector parallel to the gate will be zero, hence we are only concerned with , its component perpendicular to the gate. In our model, we assume that the inversion layer at threshold appears at the bottom of the channel, next to the buffer-channel interface as is the case of double-heterostructure HEMT (it is easy to adapt the theory for other device designs). We first develop a 1-D model for for the case in which the Fermi-level is unpinned at the heterostructure-substrate interface. Looking at the band diagram in Fig. 2 , we can see that in this situation (4) where threshold voltage without any polarization charge; threshold voltage shift induced solely by the polarization charge; Schottky barrier height of the gate metal; discontinuity in the conduction band between channel and buffer; energy level of the conduction band edge. , thicknesses of the insulator and the channel layer, respectively, as shown in Fig. 2 . Poisson's law states (5) where Coulombic charge present in the structure; electric field; permittivity of the material. The values of at the insulator, channel, and buffer layer are denoted by , , and , respectively.
We can integrate (5) from a point to to find (6) The conduction band energy difference between two points and in the structure now becomes (7) In order to derive an expression for , we select , where and , and and . Then (8) Plugging this in (4), we get (9) Only one term on the right side of the equation is dependent on the piezoelectric charge. Then is given by (10) This result suggests that in the absence of Fermi-level pinning below the channel, the threshold voltage shift is only dependent on the piezoelectric charge between the gate and the channel.
If we assume that Fermi-level pinning takes place at the buffer-substrate interface, which is a fair assumption in III-V HEMTs, our model needs to be modified. The corresponding energy band diagram can be seen in Fig. 3 . In this case, (4) still holds, but there is an additional constraint imposed by pinning at the bottom of the buffer: where is the thickness of the buffer layer. We now apply (7) from to , selecting
We also use (7) between to and substitute it in (11) (13)
We can solve for in (13), plug it in (11), and this onto (4) to finally yield (14) Only two terms on the right-hand side are dependent on the piezoelectric charge. They are responsible for the shift in . Hence For Fermi-level pinning far enough from the bottom of the channel, or for an unpinned substrate-buffer interface, this equation converges toward (10) .
With our choice of axis and crystallographic orientation, mostly has a negative value underneath the center of the gate. Because of this, it is simpler to focus on the behavior of , which is predominantly positive. If one ignores the differences in permittivity among the various layers, (16) can be rewritten as (19) This suggests that is roughly proportional to the difference between the average of above the channel and the average of in the buffer layer underneath the channel. Because of this, all aspects of the heterostructure design are important, including the details of the buffer layer.
III. RESULTS
As a model device (see Fig. 4 ), we have selected a double-heterostructure transistor with a 300 Å insulator layer and a 200 Å channel. The gate stack is made of 250 Å Ti/ 250 Å Pt/3000 Å Au. The device is covered by 600 Å of Si N . The InP HEMTs in this study have a In Al As In Ga As In Al As heterostructure and the GaAs PHEMTs have a Al Ga As In Ga As Al Ga As heterostructure.
A typical result of the 2-D finite-element simulations is shown in Fig. 5 , which graphs the atomic displacements in the heterostructure of a 1-m gate length InP HEMT ( on the left, on the right). The results all have arbitrary units, as they are all linearly proportional to the amount of expansion of the Ti-layer. The expanding gate compresses the semiconductor in the extrinsic portion of the device away from the gate and down, while stretching and pulling up the material underneath. This atomic displacement information is used to calculate the corresponding piezoelectric charge distribution in the device (see Fig. 6 ), which exhibits the well known lobes that emanate from the edge of the gate.
Our model for requires at the center of the gate. This is shown in Fig. 7 for a 1 m InP HEMT and GaAs PHEMT under identical stress conditions. The discontinuities in at the channel boundaries occur because of the change in the material constants at the two heterointerfaces. It can be seen that for the same stress GaAs PHEMTs have a slightly larger piezoelectric polarization than InP HEMTs. This is due to the larger material constants of the different active layers in GaAs PHEMTs with respect to InP HEMTs.
The device gate length has a big impact on the piezoelectric charge distribution and the resulting landscape. For an InP HEMT with a gate length of 0.3 m, Fig. 8 shows the piezoelectric charge throughout the device structure (inset) and the resulting directly underneath the center of the gate. In this case, the piezoelectric charge is large throughout the device structure.
decreases sharply with depth, as the polarization charge is large directly underneath the center of the gate. Therefore, the average of above the bottom of the channel is significantly larger than the average of below the channel, which results in a positive threshold voltage shift. The difference in sign of between this simulated result and the experimental observation on Fig. 1 , can be explained by the fact that Fig. 1 contains observations on devices with different heterostructures from different authors, while our simulation work here is all based on a prototypical device sketched in Fig. 4 .
For a long InP HEMT with a gate length of 6 m (see Fig. 9 ), in contrast, the piezoelectric charge is almost negligible underneath the center of the gate. This causes not only to be smaller by an order of magnitude, but also almost constant throughout the structure except for the channel, where it is lower because of the different material constants. This causes the average of to be lower above the bottom of the channel than below it and results in a negative threshold voltage shift. Fig. 10 shows calculations of for InP HEMTs of different and buffer thickness. The evolution of with is similar to the experimental observations summarized in Fig. 1 . For short devices, a positive occurs, that increases as the gate length decreases. For long devices, a negative is found with a magnitude that increases as the gate length is shortened. Fig. 10 also shows that the buffer thickness plays an important role in if the Fermi-level is pinned at the buffer-substrate interface. For thinner buffer layers, the gate length at which changes sign becomes shorter. This is because as decreases, in the buffer tends to increase causing a negative shift in . The gate length at which changes sign depends on the details of the layer structure. If the insulator thickness decreases, the sign-change occurs for shorter devices (see Fig. 11 ). This is because a thinner insulator layer causes the average of above the channel to decrease relative to the average below the channel and hence becomes more negative. The design of the gate stack affects greatly. If the gate material above the expanding Ti layer is more rigid, such as if the thickness of these layers increases or when a higher Young's modulus is set for these layers, it absorbs more of the stress caused by the expanding gate. This decreases the stress in the heterostructure underneath, which results in a lower and a change in sign at a shorter gate length. On the other hand, lowering the rigidity of the gate increases and sets the sign-change at higher gate length. This can be done by thinning the Au layer in the gate from 3000 Å to 1000 Å (see Fig. 12 ). We also found that thinning the Ti layer will decrease and make the gate length at which changes sign shorter. Similarly, if we remove the nitride layer in our simulations, we find that the stress in the heterostructure increases and lowers significantly at shorter gate lengths (see Fig. 13 ). This makes sense since the nitride adds rigidity to the device structure.
The only difference between InP HEMTs and GaAs PHEMTs is the magnitude of the material constants. As a consequence, similar conclusions can be made for GaAs PHEMTs. This is seen in Fig. 14, which shows the H-induced threshold voltage shift for GaAs PHEMTs and InP HEMTs of different gate lengths. For identical conditions, it is found that GaAs PHEMTs show a larger than InP HEMTs, but otherwise a similar behavior.
IV. DISCUSSION
Our study suggests that the H-induced piezoelectric effect can be mitigated through design of the gate and heterostructure of a device. One can change the gate orientation to [010] , which according to this model would eliminate any H-induced piezoelectric , but for technological reasons, this solution is not always viable.
This research suggests that the gate-stack can be redesigned to minimize the stress in the device hetero-structure. This can be accomplished by thinning the Ti-layer, as this will reduce the magnitude of the stress, or by adding layers on top of the Ti layer, that absorb stress. Any measure that increases the rigidity of the gate structure will decrease . Separating the Ti-layer from the semiconductor structure should also diminish significantly, as the stress is most important immediately underneath the Ti-layer.
The H-induced piezoelectric effect can also be mitigated by engineering the heterostructure. By increasing the thickness of the channel compared to the thickness of the insulator, will decrease, because of the lower polarization vector in the channel. Thinning the buffer layer and setting the point where Fermi-level pinning takes place closer to the bottom of the channel should also minimize . The results of our model hinge on the material constants that are used. Some of these are not well known. Nevertheless, the general behavior of on device design is not expected to be very different from what is computed here. This study is useful in that it reveals the key variables that impact hydrogen-induced in HEMTs.
V. CONCLUSIONS
We have modeled the hydrogen-induced in InP HEMTs and GaAs PHEMTs due to the piezoelectric effect. The modeling results are broadly consistent with experimental observations. The modeling study reveals that it is possible to mitigate this problem through careful design of the semiconductor heterostructure and the gate stack. Our work also suggests that it is possible to select a device design that is insensitive to hydrogen at a certain gate length.
